A fast settling multipath CMOS OTA for high speed switched capacitor applications is presented here. With the basic topology similar to folded-cascode, bandwidth and DC gain of the OTA are enhanced by adding extra paths for signal from input to output. Designed circuit is simulated with HSPICE using level 49 parameters (BSIM 3v3) in 0.35 um standard CMOS technology. The DC gain achieved is 56.7 db and the Unity Gain Bandwidth (UGB) obtained is 1.15 GHz.
Introduction
In design of most closed loop systems, OTAs are the most challenging unit from design perspective. It has to achieve high DC gain and low thermal and flicker noise, also high bandwidth required for systems with high frequency clock especially in switched capacitor applications. Additionally, power consumption of the OTA is one of the critical issues for applications with low power consumption target. Slew-rate and input common mode range are other important aspects of the OTA [1, 2] . Telescopic and folded-cascode structures are two common structures for single stage op-amps. Two main drawbacks of the telescopic OTA are low input common mode range and large voltage headroom in output and main drawbacks of the folded OTA are higher power consumption and lower UGBW. In this work, to benefit from the high input common mode range of the conventional folded-cascode and also to have higher DC gain and UGBW, total transconductance of the amplifier is increased by adding extra paths for signal from input to output [3] . Other techniques for increasing DC gain of the op-amp such as using positive feedback or gain boosting are based on increasing output resistance of the op-amp and so, only DC gain of the op-amp increases and with these techniques UGBW remains constant [4, 5] .
This paper is divided into following parts. In section2 proposed multi path OTA is analyzed. Simulation results are indicated in section 3 and section 4 concludes the paper.
Design of a Fast Settling Op-amp

Basic topology
Main idea is to increase the DC gain and UGBW of the folded-cascode OTA by increasing its total transconductance. To do so, extra paths for signal from input to output are provided. Basic fully differential topology of the designed OTA is shown in Fig. 1 . Two extra paths are provided in addition to signal path in the conventional folded-cascode. The first path is constructed by m3: m5 current mirrors (1:M) and the second one is constructed by m3: m4 current mirrors (1:N) and since three paths exist the OTA is called a three-path OTA. Common mode feedback is applied to p-type transistors of m9 which are not located on signal path.
Small signal Analysis
The voltage gain transfer function of the op-amp is obtained as
Where the total transconductance of the op-amp is denoted by G m (w) and achieved by adding the transconductances of all of the existing signal paths. 
are the poles associated with the nodes X, Y and Z. In equation (2) , zeros due to gate-drain capacitance of m1-m5 are neglected since they are located on higher frequencies. Capacitance of C c is used to generate a left-hand located zero which appears on current mirror signal paths of m3:m4 and m3:m5. This zero equals to
By proper selection of C c , w zc can negate the effect of w px and feed forward compensation could be done [6] . So C c is obtained as equation (7).
By omitting w px from equation (2) and doing some algebraic efforts, equation (2) can be simplified as equation (8).
In above equation w zph is a phantom zero and could be calculated by some mathematical operations as equation (9). This zero is located on a higher frequency than w py and has less effect on frequency response of the op-amp.
Finally, Z out as an output impedance of the OTA can be obtained by equation (10).
Where
By the use of the calculations above, the DC gain and UGBW of the OTA is achieved by equations (13) and (14), respectively.
Simulation Results
Three-path OTA and folded-cascode OTA are designed in 0.35 um standard CMOS technology and simulated with HSPICE software. To have a fair comparison between the conventional folded-cascode and three-path OTA, load capacitances, the size of the input transistors and power consumption are selected the same for both OTAs. Table I lists the specifications of the conventional folded-cascode and three-path OTAs. In this table, for both OTAs the load capacitance is 1 pF, input transistors size is equal to w/l = 140/0.35 and power consumption is 12.1 mw. To evaluate settling time of both folded-cascode and three-path OTAs a routine closed loop setup with feedback coefficient equal to 0.5 (β = 0.5), sampling capacitance equal to 1 pF, feedback capacitance equal to 0.5 pF and load capacitance equal to 1 pF is used. Variations of the designed three-path OTA with process corners is shown in Fig. 2 which shows a reduction of about %20 in DC gain in FF corner and %15 in UGBW in SS corner. Also, the designed OTA shows slight variations in SF and FS corners. 
Conclusion
In this paper, the aim of increasing total transconductance of the foldedcascode OTA in fully differential mode is done by adding two current mirror paths additional to cascode path. Consequently, with the same input transistors and the same power consumption and load capacitance, DC gain and UGBW of the folded-cascode are improved approximately by three and two times, respectively.
